## Cambridge International AS \& A Level

COMPUTER SCIENCE

9608/33

Paper 3 Written Paper

May/June 2020

MARK SCHEME

Maximum Mark: 75
Published

Students did not sit exam papers in the June 2020 series due to the Covid-19 global pandemic.
This mark scheme is published to support teachers and students and should be read together with the question paper. It shows the requirements of the exam. The answer column of the mark scheme shows the proposed basis on which Examiners would award marks for this exam. Where appropriate, this column also provides the most likely acceptable alternative responses expected from students. Examiners usually review the mark scheme after they have seen student responses and update the mark scheme if appropriate. In the June series, Examiners were unable to consider the acceptability of alternative responses, as there were no student responses to consider.

Mark schemes should usually be read together with the Principal Examiner Report for Teachers. However, because students did not sit exam papers, there is no Principal Examiner Report for Teachers for the June 2020 series.

Cambridge International will not enter into discussions about these mark schemes.
Cambridge International is publishing the mark schemes for the June 2020 series for most Cambridge IGCSE ${ }^{\text {TM }}$ and Cambridge International A \& AS Level components, and some Cambridge O Level components.

## Generic Marking Principles

These general marking principles must be applied by all examiners when marking candidate answers. They should be applied alongside the specific content of the mark scheme or generic level descriptors for a question. Each question paper and mark scheme will also comply with these marking principles.

## GENERIC MARKING PRINCIPLE 1:

Marks must be awarded in line with:

- the specific content of the mark scheme or the generic level descriptors for the question
- the specific skills defined in the mark scheme or in the generic level descriptors for the question
- the standard of response required by a candidate as exemplified by the standardisation scripts.


## GENERIC MARKING PRINCIPLE 2:

Marks awarded are always whole marks (not half marks, or other fractions).

## GENERIC MARKING PRINCIPLE 3:

Marks must be awarded positively:

- marks are awarded for correct/valid answers, as defined in the mark scheme. However, credit is given for valid answers which go beyond the scope of the syllabus and mark scheme, referring to your Team Leader as appropriate
- marks are awarded when candidates clearly demonstrate what they know and can do
- marks are not deducted for errors
- marks are not deducted for omissions
- answers should only be judged on the quality of spelling, punctuation and grammar when these features are specifically assessed by the question as indicated by the mark scheme. The meaning, however, should be unambiguous.

GENERIC MARKING PRINCIPLE 4:
Rules must be applied consistently e.g. in situations where candidates have not followed instructions or in the application of generic level descriptors.

## GENERIC MARKING PRINCIPLE 5:

Marks should be awarded using the full range of marks defined in the mark scheme for the question (however; the use of the full mark range may be limited according to the quality of the candidate responses seen).

GENERIC MARKING PRINCIPLE 6:
Marks awarded are based solely on the requirements as defined in the mark scheme. Marks should not be awarded with grade thresholds or grade descriptors in mind.

| Question | Answer |  | Marks |
| :---: | :---: | :---: | :---: |
| 1(a) | $\begin{aligned} & =(0) 11000000.1 \text { (conversion to binary) } \\ & =0.110000001 \times 2^{8} \text { (evidence of shifting binary point appropriately) } \\ & =0110000001001000 \text { (stored as mantissa and exponent) } \end{aligned}$ | $\begin{aligned} & {[1]} \\ & {[1]} \\ & {[1]} \end{aligned}$ | 3 |
| 1(b) | 1001111110 (one's complement of 10 bit mantissa) 1001111111 (two's complement of 10 bit mantissa) 1001111111001000 (stored as mantissa and exponent) | [1] [1] [1] | 3 |
| 1(c) | Any three from: <br> - Exponent too large to fit in 4 bits as a two's complement number <br> - Exponent will turn negative/-8 <br> - ... therefore, point moves the wrong way <br> - Value will be approx. $+0.0029(296875)$ |  | 3 |



| Question | Answer | Marks |
| :---: | :---: | :---: |
| 3(a)(i) | Any three from: <br> - A circuit is established at the start of the communication <br> - Between sender and receiver <br> - This lasts for the duration of the call/data transfer <br> - Then the links that make up the circuit are removed | 3 |
| 3(a)(ii) | Any two from: <br> - A dedicated channel // Not sharing channel <br> - ...can use all bandwidth <br> - Two-way real time conversation <br> - No delay as no switching <br> - Data arrives in order it is sent | 2 |


| Question | Answer | Marks |
| :---: | :---: | :---: |
| 3(b)(i) | Any three from: <br> - A circuit does not have to be established at the start of the communication <br> - The data to be sent is divided into packets <br> - That can travel along different routes <br> - From node to node <br> - Packets are reassembled in the correct order at the receiver's end <br> - Must wait until the last packet is received to put the data back together | 3 |
| 3(b)(ii) | Any two from: <br> - Communication is asynchronous <br> - Allows for error checking <br> - Real time transmission is not required <br> - Smaller amounts of data are sent (than voice calls) therefore dedicated line/higher bandwidth not required // can share the bandwidth <br> - Doesn't matter if data arrives out of order | 2 |


| Question | Answer | Marks |
| :---: | :---: | :---: |
| 4(a) | $X=((P X O R Q) X O R R)$ <br> $\mathrm{Y}=((\mathrm{P} \mathrm{XOR} Q)$ AND R) OR (P AND Q) <br> or $\begin{aligned} & X=\overline{(\bar{P} \cdot Q+P \cdot \bar{Q})} \cdot R+(\bar{P} \cdot Q+P \cdot \bar{Q}) \cdot \bar{R} \\ & Y=(\bar{P} \cdot Q+P \cdot \bar{Q}) \cdot R+P \cdot Q \end{aligned}$ <br> One mark for correct use of XOR <br> One mark for correct use of AND <br> One mark for correct use of OR <br> One mark for X correct <br> One mark for Y correct | 5 |
| 4(b)(i) | X: Sum <br> Y: Carry (out) | 2 |
| 4(b)(ii) | Carry (in) | 1 |


| Question | Answer | Marks |
| :---: | :--- | ---: |
| 5 | $\bullet$ RISC / reduced instruction set computer | 3 |
|  | $\bullet$ CISC / complex instruction set computer | Pipelining |


| Question | Answer | Marks |
| :---: | :--- | ---: |
| $6(a)$ | $P Q+P Q-*$ | 2 |
|  | One mark for $P Q+$ <br> One mark for $P Q-*$ |  |


| Question | Answer | Marks |
| :---: | :---: | :---: |
| 6(b)(i) | One mark for each correct stack after a calculation | 4 |
| 6(b)(ii) | $((P+Q) * M)-(R-P)$ <br> One mark for ( $(P+Q)$ * $M$ ) One mark for - ( $\mathrm{R}-\mathrm{P}$ ) | 2 |
| 6(c) | Any two from: <br> - Expressions are always evaluated left to right <br> - Each operator uses the two previous values on the stack (except unary minus) <br> - Description of pushing and popping on a stack | 2 |


| Question | Answer | Marks |
| :---: | :---: | :---: |
| 7(a) | For each task: <br> One mark for correct state One mark for suitable reason <br> - Temperature: ready <br> - Reason: waiting for the 10 seconds to be finished <br> - Windspeed: running <br> - Reason: it is currently recording the windspeed <br> - Sending: blocked <br> - Reason: it is waiting for the internet connection | 6 |
| 7(b) | Any four from: <br> - Uses a timer // uses two timers <br> - Each timer is continually checked to see if 10 seconds has passed <br> - ...if it has, an interrupt is sent to the OS <br> - ...OS checks interrupt status <br> - ...and may pass control to the interrupt handling routine <br> - (If 10 seconds has passed) then the ISR switches process state to running/ready <br> - When finished it passes control back to OS <br> - The timer is restarted | 4 |


| Question | Answer | Marks |
| :---: | :--- | ---: |
| 8(a) | Any three from: <br> $\bullet$ <br> a hashing algorithm <br>  <br>  <br>  <br>  <br>  <br> • a public key <br> serial number <br> dates valid | 3 |



| Question | Answer |  |  |  |  | Marks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9(b)(i) | Instruction |  |  | ACC | 501 | 4 |
|  |  |  |  |  |  |  |
|  | Label | Op code | Operand |  |  |  |
|  | CHECK1: | LDD | 500 | \& AA |  |  |
|  |  | AND | \& 80 | $\& 80$ |  |  |
|  |  | CMP | $\& 00$ |  |  |  |
|  |  | JPE | DOOR1 |  |  |  |
|  |  | LDM | \&FF | \&FF |  |  |
|  | DOOR1: | STO | 501 |  | \&FF |  |
|  |  | WAIT |  |  |  |  |
|  |  | LDM | $\& 00$ | 800 |  |  |
|  |  | STO | 501 |  | \& 00 |  |
|  |  | WAIT |  |  |  |  |
|  |  | JMP | CHECK1 |  |  |  |
|  | Two marks for all values of ACC correct Or <br> One mark for 3 values of ACC correct <br> Two marks for both values of 501 correct Or <br> One mark for one value of 501 correct |  |  |  |  |  |



